in your 2020.2 installation, or just curious about the tool's history?
Version 2020.2 introduced refined algorithms for timing closure and routing, often cited in academic work as a benchmark for FPGA synthesis efficiency. Device Support: xilinx vivado 20202 fixed